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Large polycrystalline wafers 
boost Sic’s prospects 
Thomas M. Sullivan, Sullivan & Co, Indianapolis, IN, USA 
A unique chemical vapour deposition technique developed by Sullivan & Co enables the company to pro- 
duce polycrystalline silicon carbide wafers with electrical characteristics comparable to single-crystal SIC. 
Introduced commercially in January 1999, the large, non-porous, low-density wafers offer device makers the 
opportunity to design and manufacture wide bandgap devices in Sic. 
ingle-crystal silicon carbide 
, (Sic) wafer results can now 
u be achieved using a particular 
type of oriented polycrystalline Sic 
that supports single crystal epilay- 
ers. Previously considered to be 
unachievable, this breakthrough is 
the result of a chemical vapour de- 
position (CVD) process developed 
by Sullivan & Co (Indianapolis, IN, 
USA) that rapidly deposits beta- 
phase (3C) polycrystalline Sic 
without porosity or ‘micropipes’ at 
atmospheric pressure. 
Using the process, polycrys- 
talline Sic wafers have been made 
exhibiting an electron carrier mo- 
bility of 370 cm2.V1.s-’ at a doping 
level of 7 x lo1 3 cme3 doping - 
namely, the Hall Effect mobility is 
identical to that of 6H single-crystal 
Sic. Economies of scale in the mate- 
rial making process are rapidly re- 
ducing the prices for Sic wafers to a 
level expected to be competitive 
with silicon and gallium arsenide 
(GaAs) for wafer sizes up to 450 
mm in volume production. 
To date, the commercial devel- 
opment of devices exploiting the 
attributes of Sic has been limited 
by the lack of large-sized, defect- 
free wafers in volume production 
at competitive prices. Semi-insulat- 
ing (>1x105 Q.cm) single-crystal 
Sic wafers are available commer- 
cially in 2.0 inch diameters at a 
price of US$4750 per wafer for or- 
Figure 1. Sullivan & Co’s 700 mm, 125 mm and 150 mm polycrystalline P-phase Sic 
DATANITI? wafers. The wafers support epitaxial thin films and have no micropipe defects. 
(Courtesy of Sullivan & Co.) 
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der quantities >4 wafers (Cree 
Research Inc’s price list, August 
1999) without any maximum guar- 
anteed level of micropipe density 
In contrast, polycrystalline Sic 
wafers up to 200 mm in diameter 
are now commercially available in 
large numbers from Sullivan & Co 
under the registered trademark 
DA’IXNITETM (Figure l), for less 
than 10% of the cost of a single- 
crystal Sic wafer.The company has 
patented, or has patents pending, 
for a number of applications of 
polycrystalline, non-porous Sic to 
electronic devices. 
Single-crystal Sic 
Silicon carbide wafers, referred to 
as ‘single-crystal’, are made by cut- 
ting a relatively defect-free seg- 
ment from a larger wafer. Sic is 
made by a very slow, capital inten- 
sive process entailing the sublima- 
tion of Sic onto a seed crystal at 
very high temperatures. US Patent 
No. 4,866,005 describes one 
method of growing single-crystal 
Sic in which Sic powder is subli- 
mated at 2260°C in an inert at- 
mosphere. A Sic seed crystal is 
maintained at 2160°C so that the 
Sic vapour condenses on the sur- 
face to enlarge the seed crystal 
[l]. The seed crystal imparts lat- 
tice ‘information’ to the sublimat- 
ed Sic deposited on its surface so 
that, as the cystal grows, the lat- 
tice structure of the Sic seed crys- 
tal is replicated. The seed crystal 
thereby grows to sufficient size 
0961-l 290/99/$ - see front matter 0 1999 
Elsevier Science Ltd. All rights reserved. 
Sic Substrates 
for slicing and mechanically pol- 
ishing into wafers. However, ap- 
proximately half of the initial 
material is lost by slicing and me- 
chanical planarization. 
In practice, Sic nucleates at 
many sites on a seed crystal nearly 
simultaneously. Nucleation sites 
merge as higher energy sites pre- 
dominate and adsorb less energetic 
sites until only a few large crystals 
remain, usually separated by zones 
laden with defects. It is therefore 
unlikely that dramatically larger 
single-crystal Sic wafers at order- 
of-magnitude price reductions for 
zero-defect wafers will be available 
in the near future. 
Moreover, at the high tempera- 
tures required for seeded sublima- 
tion, alpha-phase silicon carbide 
(aSiC) crystals are formed: ‘aSiC’ 
collectively refers to more than 
170 polytypes of hexagonal and 
rhombohedral crystal shape classi- 
fications. The most common are 
the 6H and 4H hexagonal poly- 
types. Most Sic polytypes are dif- 
ferentiated only by small 
thermodynamic differences [2] 
which are difficult to control in a 
very high temperature dependent 
process. Unless a single crystal of a 
single polytype is selected, elec- 
tronic properties may vary across 
the surface of single-crystal wafer. 
Though devices can be ‘graded’ for 
performance, variations add to the 
manufacturing steps and reduce 
yield. 
Poly Sic wafers 
While aSiC is usually a mixture of 
polytypes, beta-phase Sic @Sic) 
has only one crystal form - 3C - 
which can be either mono- or poly- 
crystalline. Sullivan’s nearly amor- 
phous, polycrystalline Sic wafers 
are composed of numerous face- 
centred cubic (FCC) 3C PSiC crys- 
tals preferentially oriented in the 
same direction. In no small part be- 
cause of its uniform crystal compo- 
sition, PSiC has uniformly high 
carrier mobility throughout its use- 
ful temperature range. 
While the emergence of higher 
mobility 4H Sic has overshadowed 
the difficulties of heteroepitaxy of 
3C Sic thin films on aSiC wafers, 
epitaxial 3C on a Sic substrate of- 
fers greater foundry capability and 
economic advantage [ 31. 
Polycrystalline Sic wafers are ori- 
ented so that the (111) basal plane is 
exposed on the wafer surface, as de- 
termined by high-angle X-ray diffrac- 
tion. Thin film 3C Sic on poly- 
crystalline 3C Sic is consequently 
epitaxial rather than heteroepitaxial. 
As mentioned earlier, thin film 3C (P_ 
phase) Sic need not be single crystal 
to achieve high carrier mobility. 
Wafer advantages 
Silicon carbide has significant ad- 
vantages over silicon as a wafer 
material. For example, the bandgap 
of 3C silicon carbide wafers from 
experimental determination is 
2.65 eV, though the bandgap of 3C 
epilayers on 4H or 6H single crys- 
tal wafers is 2.39 eV By compari- 
son, the bandgap of silicon is 1.12 
eV [4]. Silicon becomes intrinsical- 
ly conductive at 325°C [5], while 
Sic still operates as a semiconduc- 
tor at 600°C [6]. A further advan- 
tage for 3C Sic is its breakdown 
electric field (a function of 
bandgap) of 2~10~ Vcm-’ for 1000 
V operation, compared to 2.5~10~ 
Vcm-’ for silicon [4], so Sic can 
withstand an electric field eight 
times greater than silicon. In addi- 
tion, Sic-based devices can operate 
at high frequencies because the 
saturated electron drift velocity of 
3C Sic is low compared to silicon. 
In a 200 kVcm-’ electric field, the 
drift velocity of Sic is 1 .8x105 m.s-’ 
compared to 1.0~10~ m.s-’ for sili- 
con [4]. In a 300 kVcm-’ electric 
field, silicon carbide is in a class of 
its own with a 1.9~10~ m.s-’ elec- 
tron drift velocity [4]. 
For Sic the Johnson’s Figure of 
Merit for power applications is 
2533 compared to 9 for silicon, in- 
dicating that Sic is potentially 281 
times better than silicon for high- 
frequency, high-power wafer ap- 
plications. Similarly, the Keye’s 
Figure of Merit, which relates to 
device density, is 90.3 for Sic com- 
pared to 13.8 for silicon, revealing 
that Sic is potentially 6.5 times 
better than silicon for wafers used 
for integrated circuits [41. 
Table 1. Comparison of the physical properties of selected semiconductors at ambient temperature 
Si GaAs Epi 3C-Sic Poly 3C-Sic 6H-SiC 4H-SiC 
Bandgap (eV) 1.1 1.42 2.39 2.65 3 3.2 
Breakdown field @1017 cme3 (MV.cm-‘) 0.6 0.6 >1.5 >1.5 3.2 3 
Electron mobility @1016 cmm3 (cm2.V1.s-‘) 1100 6000 750 370* 370 800 
Sat. electron drift velocity (cm.s’) IO7 107 2.50~10’ 2.50~10’ 2.00x107 2.00x1 07 
Thermal conductivity (W.cm-‘.K-‘) 1.5 0.5 4.9 Anisotropic 4.9 4.9 
Hole mobility @1O’6 cmm3 (cm2.V1.s“) 420 320 40 Unknown 90 115 
Max. size commercial wafers (in) 12 6 _ 12 3 3 
*Hall Effect measurement at 7~10’~ cme3 doping by A. Yulius and J. Woodall, Purdue University, July 1998. 
Based on P.G. Neudeck, J. Elechvnic Materials, 24(2), 284. 
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Electronic devices formed on Sic 
wafers can be used at higher tem- 
peratures, at higher power levels, 
and under more radiation intense 
environments than those on sili- 
con wafers. Die sizes for common 
devices can be reduced as much 
as 25 times to reduce cost. 
Polycrystalline Sic wafers, un- 
like other semiconductors such 
as gallium arsenide or gallium 
nitride, have similar carrier mobili- 
ty to single-crystal Sic wafers 
(370 cm2.V-‘.s-‘;Table l).This is be- 
lieved to be because Sic is a cova- 
lently bonded material with high 
surface energy due to the availabil- 
ity of d orbitals in the silicon va- 
lence shell and the fact that the 
valence electrons are held less 
strongly by the silicon nucleus 
than the carbon nucleus.The weak- 
ly held valence electrons are there- 
fore available when an electric 
field is applied. Moreover, overlap 
of p orbitals between Si and other 
atoms is reduced, to the extent that 
ordinary covalent double bonds do 
not exist [7]. The very close bonds 
between individual crystals in a 
polycrystalline Sic body also facili- 
tates electron mobility. 
Device applications 
Devices made using Sic wafers 
have demonstrated superior per- 
formance compared to silicon due 
to wider bandgap, higher break- 
down electric field strength, higher 
drift velocity at very high frequen- 
cy, and greater thermal stability - 
attributes shared by both 
monocrystalline and polycrys- 
talline Sic. 
Devices have been demonstrat- 
ed in Sic substrates that could not 
be made in any other material. 
Researchers at Purdue University’s 
School of Electrical and Computer 
Engineering, for example, have 
used Sic to form a novel UMOS ac- 
cumulation-channel FET (AC- 
CUFET) having a blocking voltage 
of 1400 V at a specific on-resis- 
tance of 15.7 mQ.cm2.The figure- 
of-merit, VB2/RoN, of 125 MW!cm-2 
Device Dimensions 
Source 0.5pm 4 l 
Drain 
I 2.Opm 
Figure 2. Schematic of a static induction transistor (SIT) device illustrating the use of a 
polycrystalline Sic as a substrate with single crystal Sic epilayers. 
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Figure 3. C-band SIT structure showing a series of 0.5 pm wide trenches separating source 
contacts. Metallized gates lie at the bottoms of trenches. The airbridge structure was formed 
by E-beam lithography (Courtesy of Purdue University) 
is 25 times higher than the theoret- 
ical limit for silicon power 
MOSFETs. 
Pursuing the goal of a high 
power Sic linear microwave ampli- 
fier device, Purdue researchers re- 
cently demonstrated static 
induction transistors (SITS) for 
high frequency, high power mi- 
crowave systems in Sic wafers 
(Figure 2). SITS with 0.5-1.5 urn 
mesas have maximum drain volt- 
ages up to 250V with 200 kW.cmm2 
current density. Blocking gain is 
10. SIT devices in Sic have operat- 
ed at frequencies up to 9 GHz, well 
above the capability of silicon or 
any other substrate material. High 
power at high frequency is 
achieved by connecting multitudes 
of mesas on a wafer face (Figure 
3) almost like the discrete devices 
of an integrated circuit. The die 
size or footprint of SIT devices 
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therefore increases as operational 
frequency increases. Larger sized 
polycrystalline Sic wafers without 
micropipes consequently become 
more important as the need for 
greater power at higher mi- 
crowave frequency grows. 
Submicron T-gate MESFETs in 
Sic have been developed to amplify 
microwave power. One such de- 
vice, again developed by research- 
ers at Purdue University, demon- 
strated saturated dram current of 
350 mA.mm~‘, transconductance of 
20 mS.mm-‘, dram breakdown volt- 
age of 120 V; and maximum available 
RF power density of 3.2 Wmnil for 
0.5 prnT_gates. 
Another potential application is 
in Schottky barrier diodes (SBDs). 
High voltage transients are in- 
duced in electric lines as inductive 
loads are applied, such as electric 
motors or transformers. SBDs are 
used as high-voltage rectifiers in 
power switching applications to 
lock out voltage excursions. Unlike 
PN junction diodes, SBDs dissipate 
negligible power during high 
speed switching. Nevertheless, half 
the cost of SBDs made in silicon 
wafers is attributable to heat dissi- 
pation technology 
With Sic, however, the break- 
down electric field strength is eight 
times higher than silicon and it also 
has a very wide bandgap and high 
thermal stability. Sic SBDs can 
therefore operate at much higher 
voltages and amperages than silicon 
SBDs. Blocking voltage of 4.9 kV 
and specific on-resistance of 43 
mLLcm* have been demonstrated. 
Tests conducted by Harris Semi- 
conductor (Mountaintop, PA) on a 
system composed of Sic SBDs in an 
IGBT-driven inductive switching cir- 
cuit showed that switching energy 
was reduced by a factor of four over 
PiN diodes. 
Up till now Sic has made few 
inroads into the semiconductor in- 
dustry, despite its manifest advan- 
tages. However, with the advent of 
larger, lower-cost wafers this looks 
set to change. 
References 
[l] US Patent No. 4,866,005 
[2] US Patent No. 4,912,063 
[ 31 PG. Neudeck, ‘Progress in Silicon 
Carbide Semiconductor Electronics 
Technology’, Journal of Electronic 
MateriaZs,Vol. 24, No. 4, (1995). 
[4] URL: nina.ecse.rpi.edu/shur/ 
151 URL: www.eng.auburn.edu/de- 
partment/ee/amstc/extras/SiC.html 
[6] URL: www.lerc.nasa.gov/WWW/ 
SiC/redhot.html 
[7] C.R Noller, Textbook of 
Organic Chemistry, 3rd Edition, 
W.B. Saunders Co, (1966) p. 275. 
Contact: Thomas M. St&van 
Sullivan & Co 
2655 Rand Road 




CaAs substrates and epitaxial wafers 
l Semi-insulating 2”, 3”, and 
4” LEC substrates 
l n- and p-type 2” and 3” HB substrates 
l Epitaxial wafers for HEMTs, FETs and 
HBTs (MOVPE process) 
l AlGaAs epitaxial wafers for red and 
infrared LEDs (LPE process) 
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